SkillEnhance.in


IT & Software >> Hardware

High-Level Synthesis for FPGA, Part 1-Combinational Circuits

Logic Design with Vitis-HLS

Ratings 4.47 / 5.00
High-Level Synthesis for FPGA, Part 1-Combinational Circuits

What You Will Learn!

  • Designing combinational logic circuits with C/C++ language using the HLS approach
  • Understanding the basic concepts of High-Level Synthesis (HLS)
  • Using HLS concepts for designing combinational logic circuits
  • HLS design flow for FPGAs
  • Working with Xilinx Vitis-HLS and Vivado suite Toolsets
  • How to generate RTL hardware IPs using Vitis-HLS
  • Writing C-testbench in HLS
  • Implementing two exciting projects with HLS

Description

This course is an elementary introduction to high-level synthesis (HLS) design flow. The goals of the course are describing, debugging and implementing combinational logic circuits on FPGAs using only C/C++ language without any help from HDLs (e.g., VHDL or Verilog). The HLS is recently used by several industry leaders (such as Nvidia and Google) to design their hardware and software platforms. The HLS design flow is the future of hardware design, which quickly becomes a must-have skill for every hardware or software engineer who is keen on utilising FPGAs for their exceptional performance and low power consumption.

It uses the Xilinx HLS software and hardware platforms to demonstrate real examples and applications. This course is the first to build the HLS design flow and skills along with the digital logic circuit concepts from scratch. Throughout the course, you will follow several examples describing HLS concepts and techniques. The course contains numerous quizzes and exercises for you to practice and master the proposed methods and approaches.

This course is the first of a series of courses on HLS in designing hardware modules and accelerating algorithms on a target FPGA. Whereas this course focuses on combinational circuits. The other courses in the series will explain how to use HLS in designing sequential logic circuits, algorithm acceleration, and hybrid CPU+ FPGA heterogeneous systems.


Who Should Attend!

  • Hardware engineers
  • Software engineers who are interested in FPGAs
  • Lecturers, researchers, professors who want to use FPGA-based HLS in lectures, courses or research
  • Digital Logic enthusiasts

TAKE THIS COURSE

Tags

  • FPGA
  • Zynq FPGA

Subscribers

2735

Lectures

110

TAKE THIS COURSE



Related Courses

System Design using Verilog
System Design using Verilog
State Machines and VHDL Implementation of State Machines
State Machines and VHDL Implementation of State Ma...
Hands-On ZYNQ: Mastering AXI4 Bus Protocol
Hands-On ZYNQ: Mastering AXI4 Bus Protocol
Digital System Design with VHDL & Verilog and FPGA Design
Digital System Design with VHDL & Verilog and FPGA...
Practical FPGA project design [UART]
Practical FPGA project design [UART]