Introduction to VHDL for FPGA and ASIC design

From VHDL basics to sophisticated testbench coding

Ratings 4.74 / 5.00

Introduction to VHDL for FPGA and ASIC design

What You Will Learn!

Practical FPGA and ASIC RTL design using VHDL

Description

Twelve lectures, starting from the basics of VHDL, including the entity, architecture, and process. Explanations of the difference in sequential and concurrent VHDL. Discussions of good synchronous design methodology. Demonstrations on how to use the Altera Modelsim and Xilinx Vivado simulators. Six lab projects for hands-on experience, with the instructor showing how he would have done each lab.