Systemverilog UVM interview questions and GLS simulation
Interview series on Systemverilog UVM and GLS simulation
Ratings 2.93 / 5.00
What You Will Learn!
- System verilog UVM interview questions
- Common protocol questions (SPI/I2C/AHB/APB)
- Gate level simulation
Description
System verilog UVM interview question series is an attempt to help students and professionals already having basic knowledge of the language and methodology to quickly ramp up for the interview .
The first part of the course consists of questions on
System verilog UVM
Protocol questions (SPI/I2C/AHB/APB)
Gate level simulation.
The second part of the course gives an introduction to gate level simulation flow .
Introduction - Introduction to course objectives and course requirements .
What is GLS - Introduction to GLS flow and challenges in running a GLS simulation .
Why GLS - Reasons for running a GLS simulation
Types of GLS simulation - introduction to zero delay , unit delay , SDF simulation .
Bugs found in GLS simulation - common bug types found only in GLS simulation.
Who Should Attend!
- Students/Professionals who have basic knowledge of digital verification , Systemverilog UVM , Gate level simualtion
