Video Processing with FPGA

Implementing different Computer Vision Algorithm on Xilinx Zynq FPGA with VIVADO High Level Synthesis & SDK

Ratings 3.62 / 5.00

What You Will Learn!

Implement different Computer Vision algorithm for Video Processing
Creating IP from the VIVADO High Level Synthesis
IP integration and configuration with Xilinx VIVADO
Xilinx SDK Application Development
Migrating the OpenCV algorithm on XfOpenCV
Simulating & Generating xfOpenCV codes in the VIVADO HLS
Integrating TPG, VDMA and Writing application for this blocks
Vitis HLS and OpenCV installation Session for 2020.2 or later

Description

This Course is on implementing different Video Processing algorithm on FPGA. We implement the algorithm on High Level Synthesis [HLS], simulate it with the image input, generate & export IP from the HLS. The HLS IP is integrated with the necessary video processing pipeline [block design] and implemented on the FPGA Device.

We have "Implemented Sobel Edge Detection, Dilation, Histogram Equalize, Fast Corner like algorithm" on HLS and then FPGA. For the debugging the algorithm on the FPGA, we have initialized the Test Pattern Generator [TPG] IP and Video DMA [VDMA] for processing the image streams on the DDR with the Processing System involvement.

After Completing this course you will be able to:

Utilized the HLS Video Processing Library and Implement as well as Simulate different OpenCV Algorithm on HLS
Integrating the HLS IP with Video Processing Pipeline with TPG and VDMA and Implementing on the FPGA Device.
Implementing the XfOpenCV [SDSoC] Library on HLS for Computer Vision
Migrating the OpenCV algorithm into XfOpenCV